

Datasheet

Features

- Low-power Operation Including Special STOP Mode
- Frequency: 16.78 MHz at $5V \pm 10\%$ Supply and 20.97 MHz at $5V \pm 5\%$, Software Programmable
- Technology: 1μ High-density Complementary Metal-Oxide Semiconductor (HCMOS), Static Design
- Package: 132-pin Ceramic Leaded Chip Carrier (CERQUAD) and 132-pin Ceramic Pin Grid Array (PGA)
- Modular Architecture in a Single Chip
- CPU: 32-bit 6800 Family (Upward Object-code Compatible with The 68010)
- New Instructions For Controller Applications
- Intelligent 16-bit Timer
 - 16 Independent, Programmable Channels
 - Any Channel Can Perform Any Time Function (For Example Input Capture, Output Compare, Pulse Width Modulation, etc.)
 - Two timer Count Registers with 2-bit Programmable Prescalers
 - Selectable Channel Priority Levels
 - Reduced CPU Intervention
 - RISC like CPU within the TPU
- Two Serial I/O Subsystems
 - Enhanced 68HC11-type Serial Communications Interface (SCI) Universal Asynchronous Receiver Transmitter (UART) with Parity
 - Enhanced 68HC11-type Serial Peripheral Interface with I/O RAM Queue (QSPI)
- On-chip Memory: 2-Kbytes Standby RAM
- On-chip, Programmable, Chip-select Logic
 - Up to 12 Signals for Memory and Peripheral Interface with I/O Select
- System Failure Protection
 - 68HC11-type Computer Operating Properly (COP) Watchdog Timer
 - 68HC11-type Periodic Interrupt Timer
 - 68000 Family Spurious Interrupt, Halt, and Bus Time-out Monitors
- Up to 48 Discrete I/O Pins

Description

The TS68332 is a 32-bit microcontroller, combining high-performance data manipulation capabilities with powerful peripheral subsystems. The TS68332 is the first member of the 68300 family of modular embedded controllers featuring fully static, high-speed complementary metal-oxide semiconductor technology. Based on the powerful TS68020, the CPU32 instruction processing module provides enhanced system performance and utilizes the extensive software base of the 68000 family.


Visit our website: www.e2v.com
for the latest version of the datasheet

Screening/Quality


This product is manufactured in full compliance with:

- MIL-STD-883 (class B)
- DSCC 5962-91501
- Or according to e2v-Grenoble standard

R suffix
PGA 132
Ceramic Pin Grid Array



A suffix
CERQUAD 132
Ceramic Leaded Chip Carrier



1. Introduction

Figure 1-1 on page 3 is a block diagram of the TS68332 showing the major components. The pin descriptions are provided in Table 1-1 on page 6. The TS68332 contains intelligent peripheral modules such as the Time Processor Unit (TPU), which provides 16 microcoded channels for performing time-related activities from simple input capture or output compare to complicated motor control or pulse width modulation. High-speed serial communications are provided by the Queued Serial Module (QSM) with synchronous and asynchronous protocols available. 2-Kbytes of fully static standby RAM allow fast two-cycle access for system and data stacks and variable storage with provision for battery back-up. There is a System Integration Module (SIM) which includes twelve chip selects to enhance system integration for fast external memory or peripheral access. The powerful 32-bit CPU (CPU 32) is based on the industry-standard TS68020. These modules are connected on chip via the Intermodule Bus (IMB) and provide reduced system part count, size, cost of implementation and increased reliability.

Figure 1-1. Block Diagram of TS68332




Figure 1-2. PGA Terminal Designation





Figure 1-3. CERQUAD Terminal Designation



1.1 Signal Description

Figure 1-1 on page 3 illustrates the functional signal groups and Table 1-1 lists the signals and their function.

Table 1-1. Signal Index

Signal Name	Mnemonic	Function
Address Bus	A23 - A0	24-bit address bus
Data Bus	D15 - D0	16-bit data bus used to transfer byte or word data per bus cycle
Data Bus Function Codes	FC2 - FC0	Identify the processor state and the address space of the current bus cycle
Boot Chip Select	\overline{CSBOOT}	Chip-select boot stat up ROM containing user's reset vector and initialization program
Chip Selects	$\overline{CS10} - \overline{CS0}$	Enables peripherals at programmed addresses
Bus Request	\overline{BR}	Indicates that an external device requires bus mastership
Bus Grant	\overline{BG}	Indicates that current bus cycle is complete and the TS68332 has relinquished the bus
Bus Grant Acknowledge	\overline{BGACK}	Indicates that an external device has assumed bus mastership
Data and Size Acknowledgement	$\overline{DSACK1}$, $\overline{DSACK0}$	Provides asynchronous data transfers and dynamic bus sizing
Autovector	\overline{AVEC}	Requests an automatic vector during an interrupt acknowledge cycle
Read-Modify-Write Cycle	\overline{RMC}	Identifies the bus cycle as part of an indivisible read-modify-write cycle
Address Strobe	\overline{AS}	Indicates that a valid address is on the address bus
Data Strobe	\overline{DS}	During a read cycle, DS indicates that an external device should place valid data on the data bus. During a write cycle, DS indicates that valid data is on the data bus.
Size	SIZ1 - SIZ0	Indicates the number of bytes remaining to be transferred for this cycle
Read/Write	R/\overline{W}	Indicates the direction of data transfer on the bus
Interrupt Request Level	$\overline{IRQ7} - \overline{IRQ0}$	Provides an interrupt priority level to the CPU
Reset	\overline{RESET}	System reset
Halt	\overline{HALT}	Suspend external bus activity
Bus Error	\overline{BERR}	Indicates that an erroneous bus operation is being attempted
System Clockout	CLKOUT	Internal system clock
Crystal Oscillator	EXTAL, XTAL	Connection for an external crystal to the internal oscillator circuit
External Filter Capacitor	XFC	Connection pin for an external capacitor to filter the circuit of the phase-locked loop
Clock Mode Select	MODCK	Selects the source of the internal system clock
Instruction Fetch	\overline{IFETCH}	Indicates when the CPU is performing an instruction word pre-fetch and when the instruction pipeline has been flushed
Instruction Pipe	\overline{IPIPE}	Used to track movement of words through the instruction pipeline
Breakpoint	\overline{BKPT}	Signals a hardware breakpoint to the CPU
Freeze	FREEZE	Indicates that the CPU has acknowledged a breakpoint
Quotient Out	QUOT	Serial I/O and clock for background debug mode
Test Mode Enable	\overline{TSTME}	Hardware enable for test mode

Table 1-1. Signal Index (Continued)

Signal Name	Mnemonic	Function
Three-State Control	TSC	Places all output drivers in a high-impedance state
Development Serial In, Out, Clock	DSI, DSO, DSCLK	Serial I/O and clock for background debug mode
TPU Channels	TP15 - TP0	TPU channel input/output Serial I/O and clock for background debug mode
TPU Clock In	T2CLK	External clock source to the TPU
SCI Receive Data	RXD	Serial input to the SCI
SCI Transmit Data	TXD	Serial output from the SCI
Peripheral Chip Select	PCS3 - PCS0	QSPI peripheral chip selects
Slave Select	\overline{SS}	Places the QSPI in slave mode
QSPI Serial Clock	SCK	Furnishes the clock from the QSPI in master mode or to the QSPI in slave mode
Master-in Slave-out	MISO	Furnishes serial input to the QSPI in master mode, and serial output from the QSPI in slave mode
Master-out Slave-in	MOSI	Furnishes serial output from the QSPI in master mode, and serial input to the QSPI in slave mode
Standby RAM	V_{STBY}	Power supply for RAM
Synchronizer Power	V_{DDSYN}	Power supply to VCO
System Power Supply and Return	V_{DD}, V_{SS}	Power supply and return to the MCU

2. Scope

This drawing describes the specific requirements for the microcontroller 68332 at 16.78 MHz and 20.97 MHz, in compliance either with MIL-STD-883 class B or e2v-Grenoble standard.

3. Applicable Documents

3.1 MIL-STD-883

1. MIL-STD-883: test methods and procedures for electronics.
2. MIL-I-38535: general specifications for microcircuits.
3. DSCC Drawing: 5962-91501.

4. Requirements

4.1 General

The microcircuits are in accordance with the applicable document and as specified herein.

4.2 Design And Construction

4.2.1 Terminal Connections

Depending on the package, the terminal connections shall be as shown in [Figure 1-2 on page 4](#) and [Figure 1-3 on page 5](#).

4.2.2 Lead Material and Finish

Lead material and finish shall be any option of MIL-STD-853.

4.2.3 Package

The macrocircuits are packaged in hermetically sealed ceramic packages which conform to case outlines of MIL-M-38510 appendix C (when defined):

- 132-PIN SQ.PGA UP PAE outline
- 132-PIN Ceramic CERQUAD

4.3 Electrical Characteristics

The following ratings define the conditions under which the device operates without damage. Sections of the device may not operate normally while being exposed to the electrical extremes and contains circuitry to protect against damage from high static voltages or electrical fields. It is advised, however, that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage (i.e., either V_{SS} or V_{DD}).

Table 4-1. Absolute Maximum Ratings

Symbol	Parameter	Test Conditions	Min	Max	Unit
V _{DD}	Supply Voltage		-0.3	+7.0	V
V _I	Input Voltage		-0.3	+7.0	V
P _{DMAX}	Max Power Dissipation	Low Power Operation		600	mW
		Stand By Mode		500	mW
T _{case}	Operating Temperature	M Suffix	-55	t _J ⁽¹⁾	°C
		V Suffix	-40	t _J ⁽¹⁾	°C
T _{stg}	Storage Temperature		-55	+150	°C
T _{leads}	Lead Temperature	Max 5 Sec. Soldering		+270	°C

Note: 1. t_J = 125°C

Table 4-2. Thermal Characteristics (at 25°C)

Package	Symbol	Parameter	Value	Unit
PGA 132	θ _{J-A}	Thermal Resistance Ceramic Junction-to-ambient	TBD	°C/W
	θ _{J-C}	Thermal Resistance Ceramic Junction-to-case	10	°C/W
CERQUAD 132	θ _{J-A}	Thermal Resistance Ceramic Junction-to-ambient	TBD	°C/W
	θ _{J-C}	Thermal Resistance Ceramic Junction-to-case	10	°C/W

4.3.1 Power Considerations

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = P_{INT} + P_{I/O}

P_{INT} = I_{CC} · V_{CC}, Watts - Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins - User Determined

For most applications P_{I/O} < P_{INT} and can be neglected.

An approximate relationship between P_D and T_J (if P_{I/O} is neglected) is:

$$P_D = K \div (T_J + 273) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA}, representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}).

These terms are related by the equation:

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (4)$$

θ_{JC} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

4.4 Mechanical and Environment

The microcircuits shall meet all mechanical environmental requirements of either MIL-STD-883 for class B devices or screened according to e2v-Grenoble standards devices.

4.5 Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum:

- e2v logo
- Manufacturer's part number
- Class B identification
- Date-code of inspection lot
- ESD identifier if available
- Country of manufacturing

5. Quality Conformance Inspection

5.1 DESC/MIL-STD-883

Is in accordance with MIL-M-38535 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspection are performed on a periodical basis.

6. Electrical Characteristics

6.1 General Requirements

All static and dynamic electrical characteristics specified and the relevant measurement conditions are given below. For inspection purpose, refer to relevant specification:

- DSCC

(last issue on request to our marketing services)

[Table 6-1 on page 11](#) Static electrical characteristics for all electrical variants.

[Table 6-3 on page 14](#) Dynamic electrical characteristics for 6832-16 (16.78 MHz).

For static characteristics, test methods refer to IEC 748-2 method number, where existing.

For dynamic characteristics, test methods refer to clause 5.4 hereafter of this specification.

6.2 Static Characteristics

Table 6-1. DC Characteristics. V_{DD} and $V_{DDSYN} = 5.0V_{DC} \pm 10\%$ for 16.78 MHz and $5.0V_{DC} \pm 5\%$ for 20.97 MHz; $V_{SS} = 0V_{DC}$; $T_C = -55^\circ C$ to $+125^\circ C$ or $-40^\circ C$ to $+85^\circ C$

Number	Symbol	Parameter	16.78 MHz		20.97 MHz		Unit		
			Min	Max	Min	Max			
1	V_{IH}	Input High Voltage	0.7 (V_{DD})	$V_{DD}+0.3$	0.7(V_{DD})	$V_{DD}+0.3$	V		
2	V_{IL}	Input Low Voltage	$V_{SS} - 0.3$	0.2(V_{DD})	$V_{SS} - 0.3$	0.2(V_{DD})	V		
3	V_{HYS}	Input Hysteresis ⁽¹⁾	0.5	-	0.5	-	V		
4	I_{IN}	Input Leakage Current ⁽²⁾ $V_{IN} = V_{DD}$ or V_{SS}	Input-only pins		- 2.5	2.5	- 2.5	2.5	μA
5	I_{OZ}	High Impedance (off-state) Leakage Current ⁽²⁾ $V_{IN} = V_{DD}$ or V_{SSL}	All input/output and output pins		- 2.5	2.5	- 2.5	2.5	μA
6	V_{OH}	CMOS Output High Voltage ⁽²⁾⁽³⁾ $I_{OH} = -10.0 \mu A$	Group 1, 2, 4 input/output and all output pins		$V_{DD} - 0.2$	-	$V_{DD} - 0.2$	-	V
7	V_{OL}	CMOS Output High Voltage ⁽²⁾ $I_{OH} = -10.0 \mu A$	Group 1, 2, 4 input/output and all output pins		-	0.2	-	0.2	V
8	V_{OH}	Output High Voltage ⁽²⁾⁽³⁾ $I_{OH} = -0.8 mA$	Group 1, 2, 4 input/output and all output pins		$V_{DD} - 0.8$	-	$V_{DD} - 0.8$	-	V
9	V_{OL}	Output Low Voltage ⁽²⁾ $I_{OL} = 1.6 mA$	Group 1 I/O pins CLKOUT, FREEZE/QUOT, IPIPE		-	0.4	-	0.4	V
			Group 2, 4 I/O pins, CSBOOT, BG/CS		-	0.4	-	0.4	V
			Group 3		-	0.4	-	0.4	V
10	V_{IHTSC}	Three State Control Input High Voltage	1.6(V_{DD})	9.1	1.6(V_{DD})	9.1	V		
11	I_{MSP}	Data Bus Mode Select Pull-up Current ⁽⁵⁾ $V_{IN} = V_{IL}$ $V_{IN} = V_{IH}$	DATA [15:0]		-	-120	-	-120	μA
			DATA [15:0]		-15	-	- 15	-	μA

Table 6-1. DC Characteristics. V_{DD} and $V_{DDSYN} = 5.0V_{DC} \pm 10\%$ for 16.78 MHz and $5.0V_{DC} \pm 5\%$ for 20.97 MHz; $V_{SS} = 0V_{DC}$; $T_C = -55^\circ C$ to $+125^\circ C$ or $-40^\circ C$ to $+85^\circ C$ (Continued)

Number	Symbol	Parameter	16.78 MHz		20.97 MHz		Unit
			Min	Max	Min	Max	
12	I_{DD}	V_{DD} supply current ⁽⁵⁾	-	124	-	140	mA
		RUN ⁽⁶⁾	-	134	-	150	mA
		RUN, TPU emulation mode	-	350	-	350	μA
		LPSTOP, 32.768 kHz crystal, VCO off (STSIM = 0)	-	5	-	5	mA
13	V_{DDSYN}	LPSTOP (external clock input frequency = maximum f_{sys})	-	5	-	5	mA
		Clock synthesizer operating voltage	4.5	5.5	4.75	5.25	V
		V_{DDSYN} supply current ⁽⁵⁾	-	1	-	2	mA
		32.768 kHz crystal, VCO on, maximum f_{sys}	-	5	-	6	mA
14	I_{DDSYN}	External clock, maximum f_{sys}	-	150	-	150	μA
		LPSTOP, 32.768 kHz crystal, VCO off (STSIM = 0)	-	100	-	100	μA
		32.768 kHz crystal, V_{DD} powered down	-	100	-	100	μA
		RAM standby voltage ⁽⁷⁾	0.0	5.5	0.0	5.25	V
15	V_{SB}	Specified V_{DD} applied	3.0	5.5	3.0	5.25	V
		$V_{DD} = V_{SS}$	3.0	5.5	3.0	5.25	V
16	I_{SB}	RAM standby current ⁽⁵⁾⁽⁷⁾⁽⁸⁾	-	10	-	10	μA
		Normal RAM operation	-	3	-	3	mA
		Transient condition	-	60	-	50	μA
		Standby operation	-	60	-	50	μA
17	P_D	Specified V_{DD} applied	0.0	5.5	0.0	5.25	V
		$V_{DD} = V_{SS}$	3.0	5.5	3.0	5.25	V
18	C_{in}	RAM standby current ⁽⁵⁾⁽⁷⁾⁽⁸⁾	-	10	-	10	μA
		Normal RAM operation	-	3	-	3	mA
		Transient condition	-	60	-	50	μA
		Standby operation	-	60	-	50	μA
17	P_D	Power dissipation ⁽⁹⁾	-	690	-	766	mW
		Input capacitance ⁽²⁾⁽¹⁰⁾	-	10	-	10	pF
19	C_L	All input-only pins	-	10	-	10	pF
		All input/output pins	-	20	-	20	pF
		Load capacitance ⁽²⁾	-	90	-	90	pF
		Group 1 I/O pins CLKOUT, FREEZE/QUOT, IPIPE	-	100	-	100	pF
19	C_L	Group 2 I/O pins and \overline{CSBOOT} , $\overline{BG/CS}$	-	130	-	130	pF
		Group 3 I/O pins	-	200	-	200	pF
		Group 4 I/O pins	-	200	-	200	pF
		Group 4 I/O pins	-	200	-	200	pF

- Notes: 1. Applies to:
 Port E [7:4] - \overline{SIZ} [1:0], \overline{AS} , \overline{DS} .
 Port F [7:0] - \overline{IRQ} [7:1], MODCLK.
 Port QS [7:0] - TXD, PCS [3:1], $\overline{PCS0/SS}$, SCK, MOSI, MISO.
 TRUCH [15:0], T2CLK.
 $\overline{BKPT/DSCLK}$, \overline{IFETCH} , \overline{RESET} , RXD, $\overline{TSSTME/TSC}$.
 EXTAL (when PLL enabled).
2. Input- only pins: EXTAL, $\overline{TSSTME/TSC}$, \overline{BKPT} T2CLK, RXD.
 Output-only pins: \overline{CSBOOT} , BG/CS, CLKOUT, FREEZE/QUOT, \overline{IPIPE} .
 Input/output pins:
 Group 1: DATA [15:0], IFETCH, TPUCH [15:0].
 Group 2: Port C [6:0] - ADDR [22:19]/ \overline{CS} [9:6], FC[2:0]/ \overline{CS} [5:3].
 Port E: [7:0] - \overline{SIZ} [1:0], AS, DS, AVEC, RMC, DSACK [1:0]
 Port F [&:0] - \overline{IRQ} [7:1], MODCLK.
 Port QS [7:3] - TXD, PCS [3:1], $\overline{PCS0/SS}$.

ADDR23/ $\overline{\text{CS10}}$ /ECLK, ADDR [18:0], R/ $\overline{\text{W}}$, $\overline{\text{BERR}}$, $\overline{\text{BR/CS0}}$, $\overline{\text{BGACK/CS2}}$.

Group 3: $\overline{\text{HALT}}$, $\overline{\text{RESET}}$.

Group 4: MISO, MOSI, SCK.

3. Does not apply to $\overline{\text{HALT}}$ and $\overline{\text{RESET}}$ because they are open drain pins. Does not apply to Port QS [7:0], (TXD, PCS [3:1], PCS0/ $\overline{\text{SS}}$, SCK, MOSI, MISO) in wired-OR mode.
4. Use of an active pull-down device is recommended.
5. Total operating current is the sum of the appropriate I_{DD} , I_{DDSYN} , and I_{SB} values. I_{DD} values include supply currents for device modules powered by V_{DDE} and V_{DDI} pins
6. Current measured with system clock frequency of 16.78 MHz, all modules active.
7. The RAM module will not switch into standby mode as long as V_{SB} does not exceed V_{DD} by more than 0.5-volt. The RAM array cannot be accessed while the module is in standby mode.
8. When V_{DD} is transitioning during power-up or power-down sequence, and V_{SB} is applied, current flows between the V_{STBY} and V_{DD} pins, which causes standby current to increase toward the maximum transient condition specification. System noise on the V_{DD} and V_{STBY} pins can contribute to this condition.
9. Power dissipation measured at specified system clock frequency, all modules active. Power dissipation can be calculated using the expression:

$$P_{\text{D}} = \text{Maximum } V_{\text{DD}} (I_{\text{DD}} + I_{\text{DDSYN}} + I_{\text{SB}})$$
 I_{DD} includes supply currents for all device modules powered by V_{DDE} and V_{DDI} pins.
10. This parameter is periodically sampled rather than 100% tested.

6.3 Dynamic (Switching) Characteristics

The INTERVAL numbers refer to the timing diagram.

Table 6-2. Clock Control Timing. V_{DD} and $V_{\text{DDSYN}} = 5.0 V_{\text{DC}} \pm 10\%$ for 16.78 MHz and $5.0 V_{\text{DC}} \pm 5\%$ for 20.97 MHz; $V_{\text{SS}} = 0 V_{\text{DC}}$; $T_{\text{C}} = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ or -40°C to $+85^{\circ}\text{C}$

Number	Symbol	Parameter	16.78		20.97		Unit
			Min	Max	Min	Max	
1	f_{ref}	PLL reference frequency range	25	50	25	50	kHz
2	f_{sys}	System frequency ⁽¹⁾	dc	16.78	dc	20.97	MHz
		On-chip PLL system frequency	0.131	16.78	0.131	20.97	MHz
		External clock operation	dc	16.78	dc	20.97	MHz
3	f_{pll}	PLL lock time ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾	-	20	-	20	ms
4	f_{vco}	VCO frequency ⁽⁶⁾	-	2 (f_{sys} max)	-	2 (f_{sys} max)	MHz
5	f_{LIMP}	Limp mode clock frequency	-	f_{sys} max/2	-	f_{sys} max/2	MHz
		SYNCR X bit = 1	-	f_{sys} max	-	f_{sys} max	MHz
6	C_{stab}	CLKOUT stability ⁽²⁾⁽³⁾⁽⁴⁾⁽⁷⁾	-	05	-	05	%
		Short term (5 μs interval)	-05	05	-05	05	%
		Long term (500 μs interval)	-0.05	0.05	-0.05	0.05	%

- Notes:
1. All internal registers retain data at 0 Hz.
 2. This parameter is periodically sampled rather than 100% tested.
 3. Assumes that a low-leakage external filter network is used to condition clock synthesizer input voltage. Total external resistance from XFC pin due to external leakage must be greater than 15 M Ω to guarantee this specification. Filter network geometry can vary depending upon operating environment.
 4. Proper layout procedures must be followed to achieve specifications.

5. Assumes that stable V_{DDSYN} is applied, and that the crystal oscillator is stable. Lock time is measured from the time V_{DD} and V_{DDSYN} are valid until \overline{RESET} is released. This specification also applies to the period required for PLL lock after changing the W and Y frequency control bits in the synthesizer control register (SYNCR) while the PLL is running, and to the period required for the clock to lock after LPSTOP.
6. Internal VCO frequency (f_{VCO}) is determined by SYNCR W and Y bit values. The SYNCR X bit controls a divide-by-two circuit that is not in the synthesizer feedback loop. When $X = 0$, the divider is enabled, and $f_{sys} = f_{VCO} / 4$. When $X = 1$, the divider is disabled, and $f_{sys} = f_{VCO} / 2$. X must equal one when operating at maximum specified f_{sys} .
7. Stability is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SS} and variation in crystal oscillator frequency increase the Cstab percentage for a given interval. When clock stability is a critical constraint on control system operation, this parameter should be measured during functional testing of the final system.

Table 6-3. AC Timing. V_{DD} and $V_{DDSYN} = 5.0 V_{DC} \pm 10\%$ for 16.78 MHz and $5.0 V_{DC} \pm 5\%$ for 20.97 MHz; $V_{SS} = 0 V_{DC}$; $T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$ or -40°C to $+85^\circ\text{C}$ ⁽¹⁾

Number	Symbol	Parameter	16.78 MHz		20.97 MHz		Unit
			Min	Max	Min	Max	
F1	f	Frequency of operation (32.768 kHz crystal) ⁽²⁾	0.13	16.78	0.13	20.97	MHz
1	t_{CYC}	Clock period	59.6	-	47.7	-	ns
1A	t_{EcyC}	ECLK period	476	-	381	-	ns
1B	t_{XcyC}	External clock input period ⁽³⁾	59.6	-	47.7	-	ns
2, 3	t_{CW}	Clock pulse width	24	-	18.8	-	ns
2A, 3A	t_{ECW}	ECLK pulse width	236	-	183	-	ns
2B, 3B	t_{XCHL}	External clock input high/low time ⁽³⁾	29.8	-	23.8	-	ns
4, 5	t_{Crf}	Clock rise and fall time	-	5	-	5	ns
4A, 5A	t_{rt}	Rise and fall time - All outputs except CLKOUT	-	8	-	8	ns
4B, 5B	T_{XCrf}	External clock rise and fall time ⁽⁴⁾	-	5	-	5	ns
6	t_{CHAV}	Clock high to address, FC, SIZE, \overline{RMC} valid	0	29	0	23	ns
7	t_{CHAZx}	Clock high to address, Data, FC, SIZE, \overline{RMC} high impedance	0	59	0	47	ns
8	t_{CHAZn}	Clock high to address, FC, SIZE, RMC invalid	0	-	0	-	ns
9	t_{CLSA}	Clock low to \overline{AS} , \overline{DS} , \overline{CS} , asserted	2	25	0	23	ns
9A	t_{STSA}	\overline{AS} to \overline{DS} or \overline{CS} , asserted (read) ⁽⁵⁾	-15	15	-10	10	ns
9C	t_{CLIA}	Clock low to \overline{IFETCH} , \overline{IPIPE} asserted	2	22	2	22	ns
11	t_{AVSA}	Address, FC, SIZE, \overline{RMC} valid to \overline{AS} , \overline{CS} (and \overline{DS} read) asserted	15	-	10	-	ns
12	t_{CLSN}	Clock low to \overline{AS} , \overline{DS} , \overline{CS} negated	2	29	2	23	ns
12A	t_{CLIN}	Clock low to \overline{IFETCH} , \overline{IPIPE} negated	2	22	2	22	ns
13	t_{SNAI}	\overline{AS} , \overline{DS} , \overline{CS} negated to address, FC, SIZE invalid (address hold)	15	-	10	-	ns
14	t_{SWA}	\overline{AS} , \overline{CS} (and \overline{DS} read) width asserted	100	-	80	-	ns
14A	t_{SWAW}	\overline{DS} , \overline{CS} , width asserted (write)	45	-	36	-	ns

Table 6-3. AC Timing. V_{DD} and $V_{DDSYN} = 5.0 V_{DC} \pm 10\%$ for 16.78 MHz and $5.0 V_{DC} \pm 5\%$ for 20.97 MHz; $V_{SS} = 0 V_{DC}$; $T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$ or -40°C to $+85^\circ\text{C}$ (Continued)⁽¹⁾

Number	Symbol	Parameter	16.78 MHz		20.97 MHz		Unit
			Min	Max	Min	Max	
14B	t_{SWDW}	\overline{AS} , \overline{CS} (and \overline{DS} read) width asserted (fast write cycle)	40	-	32	-	ns
15	t_{SN}	\overline{AS} , \overline{DS} , \overline{CS} width negated ⁽⁶⁾	40	-	32	-	ns
16	t_{CHSZ}	Clock high to \overline{AS} , \overline{DS} , R/\overline{W} high impedance	-	59	-	47	ns
17	t_{SNRN}	\overline{AS} , \overline{DS} , \overline{CS} negated to R/\overline{W} negated	15	-	10	-	ns
18	t_{CHRH}	Clock high to R/\overline{W} high	0	29	0	23	ns
20	t_{CHRL}	Clock high to R/\overline{W} low	0	29	0	23	ns
21	t_{RAAA}	R/\overline{W} asserted to \overline{AS} , \overline{CS} asserted	15	-	10	-	ns
22	t_{RASA}	R/\overline{W} low to \overline{DS} , \overline{CS} asserted (write)	70	-	54	-	ns
23	t_{CHDO}	Clock high to data out valid	-	29	-	23	ns
24	t_{DVASN}	Data out valid to negating edge of \overline{AS} , \overline{CS} (fast write cycle)	15	-	10	-	ns
25	t_{SNDI}	\overline{DS} , \overline{CS} negated to data out invalid (data out hold)	15	-	10	-	ns
26	t_{DVSA}	Data out valid to \overline{DS} , \overline{CS} asserted (write)	15	-	10	-	ns
27	t_{DIDL}	Data in valid to clock low (data setup)	5	-	5	-	ns
27A	t_{BELCL}	Late \overline{BERR} , \overline{HALT} asserted to clock low (setup time)	20	-	15	-	ns
28	t_{SNDN}	\overline{AS} , \overline{DS} negated to \overline{DSACK} [1:0], \overline{BERR} , \overline{HALT} , \overline{AVEC} negated	0	80	0	60	ns
29	t_{SNDI}	\overline{DS} , \overline{CS} negated to data in invalid (data in hold) ⁽⁷⁾	0	-	0	-	ns
29A	t_{SHDI}	\overline{DS} , \overline{CS} negated to data in high impedance ⁽⁷⁾⁽⁸⁾	-	55	-	48	ns
30	t_{CLDI}	CLKOUT low to data in invalid (fast cycle hold) ⁽⁷⁾	15	-	10	-	ns
30A	t_{CLDH}	CLKOUT low to data in high impedance ⁽⁷⁾	-	90	-	72	ns
31	t_{DADI}	\overline{DSACK} [1:0] asserted to data in valid ⁽⁹⁾	-	50	-	46	ns
33	t_{CLBAN}	Clock low to \overline{BG} asserted/negated	-	29	-	23	ns
35	t_{BRAGA}	\overline{BR} asserted to \overline{BG} asserted (\overline{RMC} not asserted) ⁽¹⁰⁾	1	-	1	-	t_{CYC}
37	t_{GAGN}	\overline{BGACK} asserted to \overline{BG} negated	1	2	1	2	t_{CYC}
39	t_{GH}	\overline{BG} width negated	2	-	2	-	t_{CYC}
39A	t_{GA}	\overline{BG} width asserted	1	-	1	-	t_{CYC}
46	t_{RWA}	R/\overline{W} width asserted (write or read)	150	-	115	-	ns
46A	t_{RWAS}	R/\overline{W} width asserted (fast write or read cycle)	90	-	70	-	ns
47A	t_{AIST}	Asynchronous input setup time \overline{BR} , \overline{BGACK} , \overline{DSACK} [1:0], \overline{BERR} , \overline{AVEC} , \overline{HALT}	5	-	5	-	ns
47B	t_{AIHT}	Asynchronous input hold time	15	-	12	-	ns
48	t_{DABA}	\overline{DSACK} [1:0], asserted to \overline{BERR} , \overline{HALT} asserted ⁽¹¹⁾	-	30	-	30	ns

Table 6-3. AC Timing. V_{DD} and $V_{DDSYN} = 5.0 V_{DC} \pm 10\%$ for 16.78 MHz and $5.0 V_{DC} \pm 5\%$ for 20.97 MHz; $V_{SS} = 0 V_{DC}$; $T_C = -55^\circ\text{C}$ to $+125^\circ\text{C}$ or -40°C to $+85^\circ\text{C}$ (Continued)⁽¹⁾

Number	Symbol	Parameter	16.78 MHz		20.97 MHz		Unit
			Min	Max	Min	Max	
53	t_{DOCH}	Data out hold from clock high	0	-	0	-	ns
54	t_{CHDH}	Clock high to data out high impedance	-	28	-	23	ns
55	t_{RADC}	R/\overline{W} asserted to data bus impedance change	40	-	32	-	ns
56	t_{HRPW}	\overline{RESET} pulse width (reset instruction)	512	-	512	-	t_{CYC}
57	t_{BNHN}	\overline{BERR} negated to \overline{HALT} negated (rerun)	0	-	0	-	ns
70	t_{SCLDD}	Clock low to data bus driven (show)	0	29	0	23	ns
71	t_{SCLDS}	Data setup time to clock low (show)	15	-	10	-	ns
72	t_{SCLDH}	Data hold from clock low (show)	10	-	10	-	ns
73	t_{BKST}	\overline{BKPT} input setup time	15	-	10	-	ns
74	t_{BKHT}	\overline{BKPT} input hold time	10	-	10	-	ns
75	t_{MSS}	Mode select setup time	20	-	20	-	t_{CYC}
76	t_{MSH}	Mode select hold time	0	-	0	-	ns
77	t_{RSTA}	\overline{RESET} assertion time ⁽¹²⁾	4	-	4	-	t_{CYC}
78	t_{RSTR}	\overline{RESET} rise time ⁽¹³⁾⁽¹⁴⁾	-	10	-	10	t_{CYC}

- Notes:
- All AC timing is shown with respect to 20% V_{DD} and 70% V_{DD} levels unless otherwise noted.
 - Minimum system clock frequency is four times the crystal frequency, subject to specified limits.
 - When an external clock is used, minimum high and low times are based on a 50% duty cycle. The minimum allowable $t_{x_{cyc}}$ period is reduced when the duty cycle of the external clock signal varies. The relationship between external clock input duty cycle and minimum $t_{x_{cyc}}$ is expressed:
Minimum $t_{x_{cyc}}$ period = minimum $t_{x_{CHL}} / (50\% - \text{external input duty cycle tolerance})$
 - Parameters for an external clock signal applied while the internal PLL is disabled (MODCLK pin held low during reset). Does not pertain to an external VCO reference applied while the PLL is enabled (MODCLK pin held high during reset). When the PLL is enabled, the clock synthesizer detects successive transitions of the reference signal. If transitions occur within the correct clock period, rise/fall times and duty cycle are at critical.
 - Specification 9A is the worst-case skew between \overline{AS} and \overline{DS} or \overline{CS} . The amount of skew depends on the relative loading of these signals. When loads are kept within specified limits, skew will not cause \overline{AS} and \overline{DS} to fall outside the limits shown in specification 9.
 - If multiple chip selects are used, \overline{CS} width negated (specification 15) applies to the time from the negation of a heavily loaded chip select to the assertion of a lightly loaded chip select. The \overline{CS} width negated specification between multiple chip selects does not apply to chip selects being used for synchronous ECLK cycles.
 - Hold times are specified with respect to \overline{DS} or \overline{CS} on asynchronous reads and with respect to CLKOUT on fast cycle reads. The user is free to use either hold time.
 - Maximum value is equal to $(t_{cyc}/2) + 25$ ns.
 - If the asynchronous setup time (specification 47A) requirements are satisfied, the \overline{DSACK} [1:0] low to data setup time (specification 31) and \overline{DSACK} [1:0] low to \overline{BERR} low setup time (specification 48) can be ignored. The data must only satisfy the data-in to clock low setup time (specification 27) for the following clock cycle. \overline{BERR} must satisfy only the late \overline{BERR} low to clock low setup time (specification 27A) for the following clock cycle.
 - To ensure coherency during every operand transfer, \overline{BG} will not be asserted in response to \overline{BR} until after all cycles of the current operand transfer are complete and \overline{RMC} is negated.
 - In the absence of \overline{DSACK} [1:0], \overline{BERR} is an asynchronous input using the asynchronous setup time (specification 47A).


12. After external $\overline{\text{RESET}}$ negation is detected, a short transition period (approximately $2 t_{\text{cyc}}$) elapses, then the SIM drives $\overline{\text{RESET}}$ low for $512 t_{\text{cyc}}$.
13. External assertion of the $\overline{\text{RESET}}$ input can overlap internally-generated resets. To insure that an external reset is recognized in all cases, $\overline{\text{RESET}}$ must be asserted for at least 590 CLKOUT cycles.
14. External logic must pull $\overline{\text{RESET}}$ high during this period in order for normal MCU operation to begin.
15. Address access time = $(2.5 + \text{WS}) t_{\text{cyc}} - t_{\text{CHAV}} - t_{\text{D1CL}}$. Chip select access time = $(2 + \text{WS}) t_{\text{cyc}} - t_{\text{CLSA}} - t_{\text{D1CL}}$.
Where: WS = number of wait states. When fast termination is used (2 clock bus) WS = - 1.

6.4 Test Conditions Specific to the Device

6.4.1 Time Definitions


The times specified in Table 6-3 on page 14 as dynamic characteristics are defined in Figure 6-1 to Figure 6-12 on page 24 below, by a reference number given the column “NUM” of the tables together with the relevant figure number.

Figure 6-1. Clkout Output Timing Diagram




Note: Timing shown with respect to 20% and 70% V_{DD} .

Figure 6-2. External Input Timing Diagram



Note: Timing shown with respect to 20% and 70% V_{DD} . Pulse width shown with respect to 50% V_{DD} .

Figure 6-3. ECLK Output Timing Diagram



Note: Timing Shown With Respect To 20% and 7% V_{DD} .

Figure 6-4. Read Cycle Timing Diagram




Figure 6-5. Write Cycle Timing Diagram




Figure 6-6. Fast Termination Read Cycle Timing Diagram




Figure 6-7. Fast Termination Write Cycle Timing Diagram




Figure 6-8. Bus Arbitration Timing Diagram – Active Bus Case




Figure 6-9. Bus Arbitration Timing Diagram – Idle Bus Case






Figure 6-10. Show Cycle Timing Diagram




Note: Show cycles can stretch during S42 when bus accesses take longer than two cycles due to IMB module wait-state insertion.

Figure 6-11. Chip Select Timing Diagram



Note: \overline{AS} and \overline{DS} timing shown for reference only.

Figure 6-12. Reset and Mode Select Timing Diagram




7. Functional Description

7.1 Module Memory Map

The RAM array is positioned by the base address register in the RAM CTRL block. Reset forces the RAM array to be disabled. Unimplemented blocks are mapped externally.

Figure 7-1. Module Memory Map



Note: Y - M111, where M is the modmap signal state on the IMB which reflects the state of the modmap bit in the module configuration register of the system integration module (Y = \$7 or \$F).

7.2 CPU32 Overview

The CPU32, the instruction processing module of the 68300 family, is based on the industry-standard TS68000 core processor with many features of the 68010 and TS68020 as well as unique features suited for high-performance controller applications. The CPU32 is designed to provide a significant increase in performance over existing microcontroller CPUs to meet the demand for higher performance requirements for the 1990s, while maintaining source code and binary code compatibility with the 68000 family.

Ease of programming is an important consideration in using a microcontroller. An instruction format implementing a register-memory interaction philosophy predominates in the design, and all data resources are available to all operations requiring those resources.

All capabilities and functions of this module are detailed fully in the CPU32 reference manual.

7.2.1 Block Diagram

The major clocks depicted operate in a highly independent fashion that maximizes concurrency of operation while managing the essential synchronization of instruction execution and bus operation. The bus controller loads instructions from the data bus into the decode unit.


The sequencer and control unit provide overall chip control, managing the internal buses, registers, and functions of the execution unit.

7.2.2 Architecture Summary

The CPU32 architecture includes several important features that provide both power and versatility to the user. The CPU32 is source and object code compatible with the TS68000 and 68010. All user-state programs can be executed unchanged. The major CPU32 features are as follows:

- 32-bit internal data path and arithmetic hardware
- 32-bit internal address bus, 24-bit external address bus
- eight 32-bit general-purpose data registers
- seven 32-bit general-purpose address registers
- separate user and supervisor stack pointers and address spaces
- separate program and data address spaces
- full interrupt processing
- fully upward object code compatible with 68000 family
- virtual memory implementation, loop mode of instruction execution
- fast multiply, divide, and shift instructions
- fast bus interface with dynamic bus port sizing
- improved execution handling for controller applications
- enhanced addressing modes:
 - scaled index
 - address register indirect with base displacement and index
 - expanded PC relative modes 32-bit branch displacements breakpoint instruction.
- instruction set enhancements:
 - high precision multiply and divide
 - trap on condition codes
 - upper and lower bounds checking
 - enhanced breakpoint instruction
- trace on change of flow
- table lookup and interpolate instruction
- low power stop instruction
- hardware breakpoint signal, background mode
- 16.78 MHz and 20.97 MHz operating frequency at -55°C to +125°C
- fully static implementation

Figure 7-2. CPU32 Block Diagram



7.2.3 Programmer's Model

The programming model of the CPU32 consists of two groups of registers: user model and supervisor model, which correspond to the user and supervisor privilege levels. Executing at the user privilege level, user programs can only use the registers of the user model. Executing at the supervisor level, system software uses the control registers of the supervisor level to perform supervisor functions.

The supervisor level has higher privileges than the user level. Not all instructions are permitted to execute in the lower privileged user level, but all instructions are available at the supervisor level. This scheme allows a separation of supervisor and user levels, and so the supervisor can protect system resources from uncontrolled access. The processor uses the privilege level indicated by the S bit in the status register to select either the user or supervisor privilege level and either the USP or SSP for stack operations.

The user programming model remains unchanged from previous 68000 family microprocessors. The supervisor programming model, which supplements the user programming model is used exclusively by the CPU32 system programmers who utilize the supervisor privilege level to implement sensitive operating system functions. The supervisor programming model contains all the controls to access and enable the special features of the CPU32. All application software, written to run at the non privileged user level, migrates to the CPU32 from any 68000 platform without modification. The programming models are shown in [Figure 7-3 on page 28](#) and [Figure 7-4 on page 29](#).

7.2.4 Registers

Registers D7-D0 are used as data registers and readily support 8-bit (byte), 16-bit (word) and 32-bit (long word) operand lengths for all operations. Registers A6-A0 and the user and supervisor stack pointers are address registers that may be used as software stack pointers or base address registers. Register A7 is a register that applies to the user stack pointer in the user privilege level and to the supervisor stack pointer in the user privilege level. In addition, the address registers may be used for word and long-word operations. All of the 16 general-purpose registers (D7-D0, A7-A0) may be used as index registers.

The PC contains the address of the next instruction to be executed by the CPU32.

The status register (SR) stores the processor status. It contains the condition codes that reflect the results of a previous operation and can be used for conditional instruction execution in a program.

The vector base register (VBR) contains the base address of the exception vector table in memory. The displacement of an exception vector is added to the value in this register to access the vector table.

Alternate function code registers (SFC and DFC) contain 3-bit function codes. Function codes can be considered extensions of the 24-bit linear address that optionally provide as many as eight 16-Mbyte address spaces. These address spaces are designated as either user or supervisor space and as either program or data space. There is a CPU space to allow the CPU to acquire specific control information not usually associated with read or write bus cycles. The function code signals FC2-FC0 select the appropriate address space.

Figure 7-3. User Programming Model





Figure 7-4. Supervisor Programming Model Supplement



7.2.5 Data Types

Six basic data types are supported:

- bits
- packaged binary-coded decimal digits
- byte integers (8 bits)
- word integers (16 bits)
- long-word integers (32 bits)
- quad-word integers (64 bits)

7.2.5.1 Organization In Registers

The eight data registers can store data operands of 1, 8, 16, 32 and 64 bits and addresses of 16 or 32 bits. The seven address registers and the two stack pointers are used for address operands of 16 or 32 bits. The PC is 32 bits wide.

7.2.6 System Features

The CPU32 includes a number of features to aid system implementation. These include a privilege mechanism, separation of address spaces, multilevel priority interrupts, trap instructions, and a trace facility.

The privilege mechanism provides user and supervisor privilege states, privileged instructions, and external distinction of user and supervisor state references. The processor separates references between program and data space. This permits sharing of code segments that access separate data segments.

The CPU32 supports seven priority levels for 199 memory vectored interrupts. For each interrupt, the vector location can be provided externally or generated internally. The seventh level provides a non-maskable interrupt capability.

To simplify system development, instructions are provided to check internal processor conditions and allow software traps. The trace facility allows instruction-by-instruction tracing of program execution without alteration of the program or special hardware.

7.2.7 Virtual Memory

The full addressing range of the CPU32 on the TS68332 is 16-Mbyte in each of eight address spaces. Even though most systems implement a smaller physical memory, the system can be made to appear to have a full 16-Mbyte of memory available to each user program by using virtual memory techniques.

7.2.8 Loop Mode Instruction Execution

The CPU32 has several features that provide efficient execution of program loops. One of these features is the DBcc looping primitive instruction. To increase the performance of the CPU32, a loop mode has been added to the processor. The loop mode is used by a single word instruction that does not change program flow. Loop mode is implemented in conjunction with the DBcc instruction. Once in loop mode, the processor performs only the data cycles associated with the instruction and suppresses all instruction fetches.

7.2.9 Vector Base Register

The VBR contains the base address of the 1024-byte exception vector table, consisting of 256 exception vectors. Exception vectors contain memory addresses of routines that begin execution at the completion of exception processing, i.e. an interrupt routine.

7.2.10 Processing States

The processor is always in one of four processing states: normal, exception, halted or background. The normal processing state is that associated with instruction execution; the bus is used to fetch instructions and operands and to store results. The exception processing state is associated with interrupts, trap instructions, tracing, and other exception conditions. The exception may be internally generated explicitly by an instruction or by an unusual condition arising during the execution of an instruction. Externally, exception processing can be forced by an interrupt, a bus error, or a reset. The halted processing state is an indication of catastrophic hardware failure. For example, if during the exception processing of a bus error another bus error occurs, the processor assumes that the system is unusable and halts. The background processing state is initiated by breakpoints, execution of special instructions, or a double bus fault. Background processing allows interactive debugging of the system via a simple serial interface.

7.2.11 Addressing Modes

Addressing in the CPU32 is register-oriented. Most instructions allow the results of the specified operation to be placed either in a register or directly in memory; this flexibility eliminates the need for extra instructions to store register contents in memory.

The seven basic addressing modes are as follows:

- register direct
- register indirect
- register indirect with index
- program counter indirect with displacement
- program counter indirect with index
- absolute
- immediate

Included in the register indirect addressing modes are the capabilities to post-increment, pre-decrement, and offset. The program counter relative mode also has index and offset capabilities. In addition to these addressing modes, many instructions implicitly specify the use of the status register, stack pointer, and/or program counter.

7.2.12 Instructions

7.2.12.1 68000 Family Compatibility

It is the philosophy of the 68000 family that all user-code programs can execute unchanged on a more advanced processor, and supervisor-mode programs and exception handlers should require only minimal alteration.

The CPU32 can be thought of as an intermediate member of the 68000 family. Object code from an TS68000 or 68010 may be executed on the CPU32, and many of the instruction and addressing mode extensions of the TS68020 are also supported. Refer to the CPU32 reference manual for a detailed comparison of the CPU32 and TS68020 instruction set (see also [Table 7-1 on page 32](#)).

7.2.12.2 New Instructions

Two new instructions have been added to the TS68000 instruction set for use in controller applications. They are low power stop (LPSTOP) and table lookup and interpolate (TBL).

Low Power Stop (LPSTOP): In applications where power consumption is a consideration, the CPU32 forces the device into a low-power standby mode when immediate processing is not required. The low-power stop mode is entered by executing the LPSTOP instruction.

The processor will remain in this mode until a user-specification (or higher) interrupt level or reset occurs.

Table Lookup and Interpolate (TBL): To maximize throughput for real-time applications, reference data is often “pre-calculated” and stored in memory for quick access. The storage of each data point would require an inordinate amount of memory. The table instruction requires only a sample of data points stored in the array, reducing memory requirements. This single instruction allows intermediate values to be recovered by linear interpolation, thus significantly increasing CPU throughput compared with earlier interpolation methods which used several instructions. The results are optionally rounded with the round-to-nearest algorithm.

7.2.13 Development Support

The following features have been implemented on the CPU32 to enhance the instrumentation and development environment:

- 68000 family development support
- background debug mode
- deterministic opcode tracking
- hardware breakpoints

7.2.13.1 68000 Family Development Support

All 68000 family members include features to facilitate applications development. These features include the following:

Trace On Instruction: 68000 family processors include an instruction-by-instruction tracing facility as an aid to program development. The CPU32 also allows the user to trace only those instructions causing a change in program flow.

Breakpoint Instruction: An emulator may insert software breakpoints into the target code to indicate when a breakpoint has occurred. On the CPU32, this function is provided via illegal instructions, \$4848-\$484F, to serve as breakpoint instructions.

Unimplemented Instruction Emulation: During instruction execution, when an attempt is made to execute an illegal instruction, an illegal instruction exception occurs. Unimplemented instructions (F-line, A-line,...) utilize separate exception vectors to permit efficient emulation of unimplemented instructions in software.

7.2.13.2 Background Debug Mode

Microcomputer systems generally provide a debugger, implemented in software, for system analysis at the lowest level. The background debug mode in the CPU32 is unique in that the debugger has been implemented in CPU microcode. Registers can be viewed and/or altered, memory can be read or written to, and test features can be invoked. Incorporating these capabilities on-chip simplifies the environment in which the in-circuit emulator operates.

7.2.13.3 Deterministic Opcode Tracking

CPU 32 function code outputs are augmented by two supplementary signals to monitor the instruction pipeline. The instruction pipe (PIPE) output indicates the start of each new instruction and each mid-instruction pipeline advance. The instruction fetch (FETCH) output identifies the bus cycles in which the operand is loaded into the instruction pipeline. Pipeline flushes are also signaled with IFETCH. Monitoring these two signals allows a bus analyzer to synchronize itself to the instruction stream and monitor its activity.

7.2.13.4 On-chip Breakpoint Hardware

An external breakpoint trap on any memory access.

Table 7-1. Instruction Set Summary

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BGND	Background
BKPT	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit

Table 7-1. Instruction Set Summary (Continued)

Mnemonic	Description
CHK, CHK2 CLR CMP CMPA CMPI CMPM CMP2	Check Register Against Upper and Lower Bounds Clear Compare Compare Address Compare Immediate Compare Memory to Memory Compare Register Against Upper and Lower Bounds
DBcc DIVS, DIVSL DIVU, DIVUL	Test Condition, Decrement and Branch Signed Divide Unsigned Divide
EOR EORI EXG EXT, EXTB	Logical Exclusive OR Logical Exclusive OR Immediate Exchange Registers Sign Extend
ILLEGAL	Take Illegal Instruction Trap
JMP JSR	Jump Jump to Subroutine
LEA LINK LPSTOP LSL, LSR	Load Effective Address Link and Allocate Low Power Stop Logical Shift Left and Right
MOVE MOVE CCR MOVE SR MOVE USP MOVEA MOVEC MOVEM MOVEP MOVEQ MOVES MULS, MULS.L MULU, MULU.L	Move Move Condition Code Register Move Status Register Move User Stack Pointer Move Address Move Control Register Move Multiple Registers Move Peripheral Move Quick Move Alternate Address Space Signed Multiply Unsigned Multiply
NBCD NEG NEGX NOP	Negate Decimal with Extend Negate Negate with Extend No Operation
OR ORI	Logical Inclusive OR Logical Inclusive OR Immediate
PEA	Push Effective Address

Table 7-1. Instruction Set Summary (Continued)

Mnemonic	Description
RESET	Reset External Devices
ROL, ROR	Rotate Left and Right
ROXL, ROXR	Rotate with Extend Left and Right
RTD	Return and De-allocate
RTE	Return from Exception
RTR	Return and Restore Codes
RTS	Return from Subroutine
SBCD	Subtract Decimal with Extend
Scc	Set Conditionally
STOP	Stop
SUB	Subtract
SUBA	Subtract Address
SUBI	Subtract Immediate
SUBQ	Subtract Quick
SUBX	Subtract with Extend
SWAP	Swap Register Words
TBLS, TBLSN	Signed/Unsigned Table Lookup and Interpolate
TBLU, TBLUN	
TAS	Test Operand and Set
TRAP	Trap
TRAP _{cc}	Trap Conditionally
TRAPV	Trap on Overflow
TST	Test Operand
UNLK	Unlink

7.3 Bus Operation

This section provides a functional description of the bus and the signals that control it. Operation of the bus is the same whether the MCU or an external device is the bus master; the names and description of bus cycles are from the point of view of the bus master. The MCU architecture supports byte, word, and long-word operands, allowing access to 8-bit and 16-bit data ports through use of asynchronous cycles controlled by the data transfer (SIZ1 and SIZ0) and data size acknowledge pins ($\overline{DSACK1}$ and $\overline{DSACK0}$).

7.3.1 Function Codes

The function code signals (FC2 - FC0) select one of eight 16-Mbyte address space to which the address applies.

7.3.2 Address Bus

The address bus signals (A23 - A0) define the address of the byte (or the most significant byte) to be transferred during a bus cycle. The address is valid while \overline{AS} asserted.

7.3.3 Address Strobe

The Address Strobe (\overline{AS}) is a timing signal that indicates the validity of an address on the address bus and of many control signals.

7.3.4 Data Bus

The data signals (D15 - D0) comprise a bi-directional, non-multiplexed parallel bus that contains the data being transferred to or from the MCU. A read or write operation may transfer 8 or 16 bits of data (1 or 2 bytes) in one bus cycle.

7.3.5 Data Strobe

The Data Strobe (\overline{DS}) is a timing signal that applies to the data bus. For a read cycle, the MCU asserts \overline{DS} to signal the external device to place data on the bus. For a write cycle, \overline{DS} signals to the external devices that the data to be written is valid on the bus.

7.3.6 Bus Control Signals

The MCU initiates a bus cycle by driving the address, size, function, code, and read/write outputs. At the beginning of a bus cycle, the size signals (SIZ1, SIZ0) are driven along with the function code signals. SIZ1 and SIZ0 indicate the number of bytes remaining to be transferred during an operand cycle (consisting of one or more bus cycles). Table 7-2 shows the encoding of SIZ1 and SIZ0. The read/write ($\overline{R/W}$) signal determines the direction of the transfer during a bus cycle. The read-modify-write cycle signal (\overline{RMC}) is asserted at the beginning of the first bus cycle of a read-modify-write operation, and remains asserted until completion of the final bus cycle of the operation.

Table 7-2. Size Signal Encoding

SIZ1	SIZ2	Transfer Size
0	1	Byte
1	0	Word
1	1	3 Byte
0	0	Long Word

7.3.7 Bus Cycle Termination Signals

During bus cycles, external devices assert the data transfer and size acknowledge signals $\overline{DSACK1}$ and/or $\overline{DSACK0}$ as part of the bus protocol. During a read cycle, this signals the MCU to terminate the bus cycle and to latch the data. During a write cycle, this indicates that the external device has successfully stored the data and that the cycle may terminate. These signals also indicate to the MCU the size of the port for the bus cycle just completed.

The bus error (\overline{BERR}) signal is also a bus cycle termination indicator and can be used in the absence of \overline{DSACKx} to indicate a bus error condition. It can also be asserted in conjunction with \overline{DSACKx} to indicate a bus error condition, provided it meets the appropriate timing. Additionally, the \overline{BERR} and \overline{HALT} signals can be asserted simultaneously, in lieu of, or in conjunction with, the \overline{DSACKx} signals.

The internal bus monitor can be used to generate the \overline{BERR} signal for internal and internal-to-external transfers. An external bus master must provide its own \overline{BERR} generation and drive the \overline{BERR} pin, since the internal \overline{BERR} monitor has no information about transfers initiated by an external bus master.

Finally, the autovector (\overline{AVEC}) signal can be used to terminate interrupt acknowledge cycles, indicating that the MCU should internally generate a vector number to locate an interrupt handler routine. \overline{AVEC} is ignored during all other bus cycles.

7.3.8 Dynamic Bus Sizing

The MCU dynamically interrupts the port size of the addressed device during each bus signal, allowing operand transfers to or from 8- and 16-bit ports. During an operand transfer cycle, the slave device signals its port size (byte or word) and indicates completion of the bus cycle to the MCU through the use of the $\overline{\text{DSACKx}}$ encodings and assertion results. Refer to Table 7-3 for $\overline{\text{DSACKx}}$ encodings and assertion results. For example, if the MCU is executing an instruction that reads a long-word operand from a 16-bit port, the MCU latches the 16 bits of valid data and runs another bus cycle to obtain the other 16 bits.

Dynamic bus sizing requires that the portion of the data bus for a transfer to or from a particular port size be fixed. For example an 8-bit port must reside on data bus bits 15 - 8.

The $\overline{\text{SIZx}}$ signals also form part of the bus sizing protocol. These outputs indicate the remaining number or bytes to be transferred during the current bus cycle.

Table 7-3. DSACK Codes and Results

$\overline{\text{DSACK1}}$	$\overline{\text{DSACK0}}$	Result
1 (Negated)	1 (Negated)	Insert wait states in current bus cycle
1 (Negated)	0 (Asserted)	Complete cycle – Data bus port size is 8-bit
0 (Asserted)	1 (Negated)	Complete cycle – Data bus port size is 16-bit
0 (Asserted)	0 (Asserted)	Reserved

7.3.9 Bus Operation

The MCU bus is used in an asynchronous manner. The external devices connected to the bus can operate at clock frequencies different from the clock for the MCU. Bus operation uses the handshake lines ($\overline{\text{AS}}$, $\overline{\text{DS}}$, $\overline{\text{DSACK1}}$, $\overline{\text{DSACK0}}$, $\overline{\text{BERR}}$ and $\overline{\text{HALT}}$) to control data transfers. Decoding the size outputs and lower address line A0 provides strobes that select the active portion of the data bus. The slave device (memory or peripheral) then responds by placing the requested data on the correct portion of the data bus for a read cycle or latching the data on a write cycle, and asserting the $\overline{\text{DSACK1}}/\overline{\text{DSACK0}}$ combination that corresponds to the port size to end the cycle. If no slave responds or the access is invalid, external control logic asserts the $\overline{\text{BERR}}$, or $\overline{\text{BERR}}$ and $\overline{\text{HALT}}$ signal(s) to abort or retry the bus cycle, respectively.

7.3.10 Fast Termination Cycles

With an external device that has a fast access time, the chip-select circuit fast-termination option can provide a two-cycle external bus transfer. Since the chip select circuits are driven from the system clock, the bus cycle termination is inherently synchronized with the system clock.

7.3.11 Bus Exception Control Cycles

The bus architecture requires assertion of \overline{DSACKx} from an external device to signal that a bus cycle is complete. \overline{DSACKx} or \overline{AVEC} is not asserted in these cases:

- The external device does not respond
- No interrupt vector is provided
- Various other application-dependent errors occur

This MCU has a bus error input (\overline{BERR}) when no device responds by asserting \overline{DSACKx} or within an appropriate period of time after the MCU asserts the \overline{AVEC} . This allows the cycle to terminate and the MCU to enter exception processing for the error condition. Another signal that is used for bus exception control is the halt signal (\overline{HALT}). This signal can be asserted by an external device for debugging purposes to cause single bus operation or (in combination with \overline{BERR}) a retry of a bus cycle in error.

7.3.12 Bus Arbitration

The bus design of the MCU provides for a single bus master at any one time: either the MCU or an external device. One or more of the external devices on the bus can have the capability of becoming bus master. Bus arbitration is the protocol by which an external device becomes bus master; the bus controller in the MCU manages the bus arbitration signals so that the MCU has the lowest priority. External devices that need to obtain the bus must assert the bus arbitration signals in a certain sequence. Systems that include several devices that can become bus master require external circuitry to assign priorities to the devices, so that when two or more external devices attempt to become bus master at the same time, the one having the highest priority becomes the bus master first. The protocol is explained fully in the SIM manual, however here is the basic sequence of events:

- An external device asserts the bus request signal (\overline{BR}).
- The MCU asserts the bus grant signal to indicate that the bus is available (\overline{BG}).
- The external device asserts the bus grant acknowledge signal (\overline{BGACK}) to indicate that it has assumed bus mastership.


Bus arbitration requests are recognized during normal processing, \overline{HALT} assertion, when the CPU has halted due to a double bus fault.

7.3.13 Reset Operation

The MCU has reset control logic to determine the cause of reset and synchronize it if necessary. If an external device drives the \overline{RESET} pin low, the reset control logic holds \overline{RESET} asserted internally until the external \overline{RESET} is released. When the reset control logic detects that the external \overline{RESET} is no longer being driven, it drives \overline{RESET} low for an additional 512 cycles to guarantee this length of reset to the entire system. If \overline{RESET} is asserted from any other source, the reset control logic asserts \overline{RESET} for a minimum of 512 cycles and until the source of reset is negated. [Figure 7-5 on page 39](#) is a timing diagram of the power-up reset operation, showing the relationship between \overline{RESET} , V_{DD} , and bus signals. During the reset period, the entire bus (except for non-tri-statable signals, which are driven to their inactive state three-states). Once \overline{RESET} negates, all control signals are driven to their inactive state, the data bus is in read mode, and the address bus is driven. After this, the first bus cycle for \overline{RESET} exception processing begins.

\overline{RESET} should be asserted for at least 590 clock periods to ensure that the MCU resets. Resetting the MCU causes any bus cycle in progress to terminate as if \overline{DSACKx} or \overline{BERR} has been asserted. In addition, the MCU initializes registers appropriately for a reset exception.

For further information refer to the System Integration Module Manual.

Figure 7-5. Initial Reset Operation Timing

- Notes:
1. Internal startup time
 2. SSP read here
 3. PC read here
 4. First instruction fetched here

7.4 System Integration Module

The TS68332 system integration module (SIM) consists of five submodules that control the microcontroller unit (MCU) system start-up, initialization, configuration, and external bus with a minimum of external devices. The five submodules that make up the SIM, shown in [Figure 7-6 on page 40](#), are as follows:

- System configuration and protection
- Clock synthesizer
- Chip selects
- External bus interface
- System test

7.4.1 System Configuration and Protection Submodule

The SIM module allows the user to control some features of system configuration by writing bits in the Module Configuration Register. This register also contains read-only status bits that show the state of some of the SIM features.

This MCU is designed with the concept of providing maximum system safe-guards. Many of the functions that normally must be provided in external circuits are incorporated in this MCU. The features provided in the system configuration and protection submodule are as follows:


7.4.1.1 System Configuration

The module configuration register allows the user to configure the system according to the particular system requirements.

7.4.1.2 *Internal Bus Monitor*

The MCU provides an internal bus monitor to monitor the \overline{DSACKx} response time for all internal bus accesses. An option allows the monitoring of internal to external bus accesses. There are four selectable response times that allow for the response speed of peripherals used in the system. A bus error (\overline{BERR}) signal is asserted internally if the \overline{DSACKx} response time is exceeded. When operating as a bus master, the \overline{BERR} signal is not asserted externally.

Figure 7-6. System Integration Module Block Diagram



7.4.1.3 *Halt Monitor*

A halt monitor causes a reset to occur if the internal halt (\overline{HALT}) is asserted by the CPU.

7.4.1.4 *Spurious Interrupt Monitor*


If no interrupt arbitration occurs during an interrupt acknowledge (IACK) cycle, the \overline{BERR} signal is asserted internally.

7.4.1.5 *Software Watchdog*

The watchdog asserts \overline{RESET} if the software fails to service the software watchdog for a designated period of time (presumably because it is trapped in a loop or lost). There are four selectable time-out periods, and a prescaler may be used for long time-out periods.

7.4.1.6 *Periodic Interrupt Timer*

The MCU provides a timer to generate periodic interrupts. The periodic interrupt time period can vary from 122 μ s - 15.94 μ s (with a 32.768 kHz crystal used to generate the system clock).

Figure 7-7. Clock Submodule Block Diagram

Note: Must be low leakage capacitor.

7.4.2 Clock Synthesizer

The clock synthesizer (Figure 7-7) can operate from an on-chip phase locked loop (PLL) using an external crystal connected between the EXTAL and XTAL pins as a reference frequency source. A 32.768 kHz watch crystal provides an inexpensive reference, but the reference crystal frequency can be any frequency from 25 - 50 kHz. Outside the 25 - 50 kHz range, an external oscillator can be used with the on-chip synthesizer and VCO, or the frequency can be driven directly into the EXTAL pin (the XTAL pin should be left floating for this case).

The system clock frequency is programmable from 131 kHz to the maximum clock frequency with a resolution of 131 kHz. A separate power pin (V_{DDSYN}) is used to allow the clock circuits to run with the rest of the MCU powered down and to provide increased noise immunity for the clock circuits. If for some reason the external signal is removed from the device then the clock synthesizer will generate its own internal clock signal to allow the device to enter some kind of error recovery routine. This is known as LIMP mode. The clock frequency generated will not have an associated timing spec but should be around 9 MHz.

7.4.3 Chip-select Submodule

Typical microcomputer systems require external hardware to provide select signals to external peripherals. This MCU integrates these functions on-chip in order to provide the cost, speed, and reliability benefits of a higher level of integration. The chip-select signals can also be programmed as output enable, read or write strobe, or IACK signals.

Since initialization software would probably reside in a peripheral memory device controlled by the chip-select circuits, a CSBOOT register provides default reset values to support bootstrap operation.

The chip-select submodule supports the following programmable features:

7.4.3.1 *Twelve Programmable Chip-select Circuits*

Twelve chip select signals are available ($\overline{\text{CSBOOT}}$) and $\overline{\text{CS10}}$ to $\overline{\text{CS0}}$). These signals use the $\overline{\text{CSBOOT}}$ pin, bus arbitration pins $\overline{\text{BR}}$, $\overline{\text{BG}}$, and $\overline{\text{BGACK}}$, function code pins FC2-FC0, and address pins A23-A19. The $\overline{\text{CSBOOT}}$ pin is dedicated to a single function because it must function after a reset with no initialization, the other chip select circuits share functions on their output pins. All 12 chip select circuits are independently programmable from the same list of selectable features. Each chip select circuit has an individual base register and option register which contain the programmable characteristics of that chip select. Using these address lines as chip select signals does not restrict the large linear address space of the MCU since the chip select logic always uses the internal address lines.

7.4.3.2 *Variable Block Sizes*

The block size starting from the specified base address can be programmed as 2K, 8K, 16K, 64K, 128K, 256K, 512Kbytes or 1-Mbyte.

7.4.3.3 *Both 8-bit and 16-bit Ports Supported*

Eight-bit ports are accessible on both odd and even addresses when connected to data bus bits 15-8. Sixteen-bit ports can be accessed as odd bytes, even bytes, or words.

7.4.3.4 *Read Only, Write Only, or Read/write Capability*

Chip selects can be asserted synchronized with read, write, or both read and write.

7.4.3.5 *Address Strobe and Data Strobe Timing Option*

Chip-select signals can be synchronized with either address strobe or data strobe, so that control signals such as output enable or write enable can be easily generated.

7.4.3.6 *Internal DSACK Generation with Wait States*

The port programmed in the pin assignment register can be referenced for generating $\overline{\text{DSACK}}$ and the proper number of wait states for a particular device programmed by the user.

7.4.3.7 *Address Space Checking*

Supervisor, user, and CPU space accesses can be optionally checked.

7.4.3.8 *Interrupt Priority Level Checking*

In the IACK cycle, the acknowledged interrupt level can be compared with the user-specified level programmed in the option field. If autovector option is selected, $\overline{\text{AVEC}}$ is internally asserted.

7.4.3.9 *Discrete Output*

Port C pins A22-A19 and FC2-FC0 can be programmed for discrete output, with data stored in the pin data register (CSPDR).

7.4.3.10 *68000-type Peripheral Support*

68000-type peripherals that require an E clock for synchronization can be supported. Chip select is asserted, synchronized with the E clock on pin A23, providing correct data bus timing for the MCU.

7.4.4 Test Submodule

The test submodule is a primary tool to support all types of testing, such as production test and user self-test, that is integrated into the MCU. The submodule supports scan-based testing of various modules in the MCU. The scan test employed here consists of the test submodule performing the following steps:

- serially shifting stimulus data to an idle Module Under Test (MUT)
- activating the module under test
- serially shifting response data back from the module under test
- latching the response data for interrogation by the bus master

The further information to the System Integration Module Manual.

7.5 QSM Queued Serial Module

The queued serial module (QSM) provides the microcontroller unit (MCU) with two serial communication interfaces divided into two submodules: the queued serial peripheral interface (QSP) and the serial communications interface (SCI). The QSPI is a full-duplex, synchronous serial interface for communicating with peripherals and other MCUs. It is enhanced by the addition of a RAM queue for receive and transmit data. The SCI is a full-duplex universal asynchronous receiver transmitter (UART) serial interface. These submodules operate independently (see [Figure 7-8 on page 44](#)).

7.5.1 QSM Pins


The QSM has nine external pins. Eight of these pins can be used as general-purpose I/O pins. If the pin is not being user for its submodule function. The ninth pin, RXD, is an input-only pin used exclusively by the SCI submodule. The pins are identified as follows:

- MISO – Master In Slave Out
- MOSI – Master Out Slave In
- SCK – Serial Clock
- PCS0/SS – Peripheral Chip-Select 0/Slave Select
- PCS3-PCS1 – Peripheral Chip Selects 3-1
- TXD – Transmit Data
- RXD – Receive Data

7.5.2 QSPI Submodule

The QSPI submodule communicates with external peripherals and other MCUs via a synchronous serial bus. The QSPI is fully compatible with the Serial Peripheral Interface (SPI) systems found on other e2v-Grenoble devices such as the 68HC11 and 68HC05 families. It has all of the capabilities of the standard SPI system as well as several new features. The following paragraphs describe the main feature of the QSPI.

Figure 7-8. QSM Block Diagram



7.5.3 QSPI Features

Standard SPI features are listed below, followed by a list of the additional features offered on the QSPI:

- full duplex, three-wire synchronous transfers
- half-duplex, two-wire synchronous transfers
- master or slave operation
- programmable master bit rates
- programmable clock polarity and phase
- end-of-transmission interrupt flag
- master-master mode fault flag
- easily interfaces to simple expansion parts (A/D converters, EEPROMs, display drivers, etc.)

7.5.4 QSPI Enhanced Features

A programmable queue allows the QSPI to perform up to 16 serial transfers without CPU intervention. Each transfer corresponds to a queue entry containing all the information needed by the QSPI to independently complete one serial transfer. This unique feature greatly reduces CPU/QSPI interaction, resulting in increased CPU and system throughput.

Once the CPU has set up the queue of QSPI commands and enables the QSPI, the QSPI operates independently of the CPU. The QSPI executes all of the commands in its queue, sets a flag indicating that it has finished, and then either interrupts the CPU or waits for CPU intervention.

Programmable Peripheral Chip Selects: Four peripheral chip-select pins allow the QSPI to access up to 16 independent peripherals by decoding the four peripheral chip-select signals. Up to four independent peripherals can be selected by direct connection to a chip-select pin. The peripheral chip selects simplify interfacing to two or more serial peripherals by providing dedicated peripheral chip-select signals and thus alleviating the need for CPU intervention.

Wraparound Transfer Mode: Wraparound transfer mode allows for automatic, continuous re-execution of the preprogrammed queue entries. Newly transferred data replaces previously transferred data. Wraparound simplifies interfacing with A/D converters by automatically providing the CPU with the latest conversions in the QSPI RAM. Consequently, serial peripherals appear as memory-mapped parallel devices to the CPU.

Programmable Transfer Length: The number of bits in a serial transfer is programmable from 8 to 16 bits, inclusive. For example, 10-bit could be used for communicating with an external 10-bit A/D converter. Likewise, a vacuum fluorescent display driver might require a 12-bit serial transfer. The programmable length simplifies interfacing to serial peripherals that require different data lengths.


Programmable Transfer Delay: An inter-transfer delay may be programmed from approximately 1 to 500 μ s (using a 16.78 MHz system clock). For example, an A/D converter may require time between transfers to complete a new conversion. The default delay is 1 μ s. The programmable length of delay simplifies interfacing to serial peripherals that require delay time between data transfers.

Programmable Queue Pointer: The QSPI has a pointer that points to the queue location containing the data for the next serial transfer. The CPU can switch from one task to another in the QSPI by writing to the queue pointer, changing the location in the queue that is to be transferred next. Otherwise, the pointer increments after each serial transfer. By segmenting the queue, multiple-task support can be provided by the QSPI.

Continuous Transfer Mode: The continuous transfer mode allows the user to exchange an uninterrupted bit stream with a peripheral. A minimum of 8-bit and a maximum of 256-bit may be transferred in a single burst without CPU intervention. Longer transfers are possible; however, minimal CPU intervention is required to prevent loss of data. A 1microsecond pause (using a 16.78 MHz system clock) is inserted between each entry transfer.

QSPI RAM: The QSPI uses an 80-byte block of dual-access static RAM that can be accessed by both the QSPI and the CPU. Because of sharing, the length of time taken by the CPU to access the QSPI RAM, when the QSPI is enabled, may be longer than when the QSPI is disabled. From one to four CPU wait states may be inserted by the QSPI in the process of reading or writing.

The RAM is divided into three segments: receive data, transmit data, and command control. Receive data is information received from a serial device external to the MCU. Transmit data is information stored by the CPU for transmission to an external peripheral chip. Command control contains all the information needed by the QSPI to perform the transfer. [Figure 7-9 on page 46](#) illustrates the organization of the RAM.

Figure 7-9. Organization of the QSPI RAM

7.5.5 SCI Submodule

The SCI submodule is used to communicate with external devices and other MCUs via an asynchronous serial bus. The SCI is fully compatible with the SCI systems found on other e2v MCUs such as the 68HC11 and 68HC05 families. It has all of the capabilities of previous SCI systems as well as several significant new features.

• Features

Standard SCI features are listed below, followed by a list of additional features offered:

Standard SCI Two-wire Systems Feature:

- Standard Non Return to Zero (NRZ) mark/space format
- Advanced error detection mechanism (detects noise duration up to 1/16 of a bit-time)
- Full-duplex operation
- Software selectable word length (8- or 9-bit words)
- Separate transmitter and receiver enable bits
- May be interrupt driven
- Four separate interrupt enable bits

Standard SCI Receiver Features:

- Receiver wake up function (idle or address mark bit)
- Idle-line detect
- Framing error detect
- Noise detect
- Overrun detect
- Receive data register full flag

Standard SCI Transmitter Features:

- Transmit data register empty flag
- Transmit complete flag

- Send break

QSM-enhanced SCI Two-wire Systems Features:

- 13-bit programmable baud rate modulus counter
- Even/odd parity generation and detection

QSM-enhanced SCI Receiver Features

- Two idle-line detect modes
- Receiver active flag

13-bit Programmable Baud Rate Modulus Counter: A baud rate modulus counter has been added to provide the user with more flexibility in choosing the crystal frequency for the system clock. The modulus counter allows the SCI baud rate generator to produce standard transmission frequencies for a wide range of system clocks. The user is no longer constrained to select crystal frequencies based on the desired serial baud rate. This counter baud rates from 64 baud to 524 baud with a 16.78 MHz system clock.

Even/odd Parity Generation and Detection: The user now has the choice either of seven or eight data bits plus one parity bit, or of eight or nine data bits with no parity bit. Even or odd parity is available. The transmitter automatically generates the parity bit for a transmitted byte. The receiver detects when a parity error has occurred on a received byte and sets a parity error flag.

Two Idle-line Detect Modes: Standard e2v-Grenoble SCI systems detect an idle line when 10 or 11 consecutive bit-times are all ones. Used with the receiver wake up mode, the receiver can be awakened prematurely if the message preceding the start of the idle line contained ones in advance of its stop bit. The new (second) idle-line detect mode only starts counting idle time after a valid stop bit is received, which ensures correct idle-line detection.

Receiver Active Flag (RAF): Receiver Active Flag (RAF) indicates the status of the receiver. It is set when a possible start bit is detected and is cleared when an idle line is detected. RAF is also cleared if the start bit is determined to be line noise. This flag can be used to prevent collisions in systems with multiple masters.

For further information refer to the System Integration Module Manual.

7.6 Standby RAM (with TPU emulation)

The TS68332 contains 2-Kbytes of standby RAM. This section describes the operation and control of the RAM module.

7.6.1 Overview

The Ram module contains 2048 bytes of fully static RAM, powered by V_{DD} in normal operation. The entire array may be used as standby RAM if power is supplied to the V_{STBY} pin. Switching between V_{DD} and V_{STBY} occurs automatically.

The RAM may be used as general-purpose memory for the MCU, providing fast, two-clock accesses to the CPU. Typically, the RAM is used for program control stacks and frequently modified data variables. The CPU may read or write byte, word, or long-word data.

The RAM may also be used as microcode control memory for the Time Processor Unit (TPU). The TPU must be placed in emulation mode to use the RAM in this manner which allows users to develop their own microcode primitives.

7.6.2 RAM Array Addressing

The RAM array can be placed anywhere in the address map of the array base address (RAMBAR), provided that it is on a 2-Kbytes boundary and does not overlap the three RAM module control registers used for control and testing. RAMBAR can be written only once after reset. This prevents the RAM array being accidentally remapped by software.

7.6.3 TPU Emulation Mode Operation

The RAM array may be used as the microcode control store for the TPU module. This mode of operation is selected from within the TPU. See Development support in the TPU manual for a complete description.

The TPU is connected to the RAM via a dedicated bus. While in emulation mode, the access timing of the RAM module matches the timing of the TPU microinstruction ROM to ensure accurate emulation. Normal accesses via the IMB are inhibited and the control register have to effect, allowing external RAM to emulate the 2K RAM array at the same addresses.

The further information refer to the System Integration Module Manual.

7.7 TPU Overview

The TPU performs simple as well as complex timing tasks, independently from the CPU, making it the latest advance in timer systems. Viewed as a special purpose microcomputer, this processor performs two operations, match and capture, on one operand: TIME. Every occurrence of either action is called an event. The servicing of these events by the TPU replaces the servicing of interrupts by the host Central Processing Unit (CPU). The timing functions currently synthesized are the following:

- Discrete input/output
- Input capture /input transition counter
- Output compare
- Pulse width modulation
- Synchronized pulse width modulation
- Period measurement with additional transition defect
- Period measurement with missing transition detect
- Position-synchronized pulse generator
- Stepper motor
- Period/pulse-width accumulator

The previous pre-programmed functions are related to the TPU Rom mask set A, currently in use for the TS68332 MCU, as the “standard” TPU maskset.

The advanced TPU affords for the first time high-resolution timing and multiple time function capability (flexibility) in the timer system pins.

7.7.1 High-resolution Timing

High-resolution timing is limited by CPU overhead required for servicing timing tasks such as period measurement, pulse measurement, pulse-width modulated waveform generation, etc. On the TPU, high-resolution timing is achieved by two main capabilities:

- reduced latency
- reduced service time, which free the CPU to focus on other responsibilities

The TPU provides a higher resolution than the CPU could achieve, and creates no CPU overhead for servicing timing tasks.

7.7.1.1 Latency

Latency is the interval of time from an even to the start of event servicing. The ability of the TPU to service its own interrupts or events reduces latency and the CPU is not required to service each input transition capture that occurs on a pin, or to determine each match time required for waveform synthesis. Once configured by the host CPU, the self-contained TPU performs complex time functions requiring high resolution with little or no CPU intervention.

7.7.1.2 Service Time

Service is the time expended servicing an event. In older microcontroller unit (MCU) timer functions, the service time is constrained because the MCU instruction set is not optimized for time function synthesis. The TPU instruction set is optimized, and time functions are synthesized with fewer instructions than the CPU. Instructions execute faster and service time is reduced. Instructions executed by the TPU are not user software, but firmware, special-purpose microcode written by e2v-Grenoble to perform as set time functions. Microcode is placed into the TPU control store (ROM) when the device is manufactured.

7.7.2 Features

- 16 channels; each channel associated with a pin.
- Each channel can perform any time function.
- Each time function may be assigned to more than one channel at a given time.
- Each channel has an event register comprised of the following:
 - 16-bit capture register
 - 16-bit compare/match register
 - 16-bit greater-than or equal-to comparator
- Each channel can be synchronized to one or both of the two 16-bit free-running timer count registers (TCR1 and TCR2).
- TCR1 is clocked from the output of a prescaler. The prescaler's input is the internal TPU system clock divided by either 4 or 32. The four settings of the prescaler are divide by 1, 2, 4 and 8. Channels using TRC1 have the capability to resolve down to the TPU system clock divided by four.
- TCR2 is clocked from the output of a prescaler. The prescaler's input is the external TCR2 pin. The four settings of the prescaler are divide by 1, 2, 4 and 8. Channels using the TCR1 have the capability to resolve down to the PRU system clock divided by 8.
- TCR2 may be used as a hardware pulse accumulator clocked from the external TCR2 pin, or as a gated pulse accumulator or the clock that increments TCR1.
- All channels have at least six 16-bit parameter registers. Channels 14 and 15 each have eight 16-bit parameter registers. All parameter registers are contained in a dual-port RAM, accessible from both the TPU and CPU.

- A scheduler with three priority levels segregates high, middle, and low-priority time functions. Any channel may be assigned to one of these three priority levels.
- All time functions are microcoded.
- Emulation and development support is provided for all time function features such as breakpoint, freeze and single step, giving internal register accessibility.
- Coherent transfer capability for two parameter is provided in hardware.
- Coherent transfer capability for N parameters may be performed as a TPU microcode function. (Refer to development support in the TPU reference manual for further details on this feature).

7.7.3 General Concept

The TPU is an intelligent, semi-autonomous peripheral dedicated to timing control. Its intelligence enables the servicing of timing events without CPU intervention. This device uses a private microengine for a processor, a scheduler, input/output channels, ROM instructions, and shared-access data RAM to operate independently and simultaneously with the CPU (see [Figure 7-10 on page 51](#)). Consequently, the setup and service time for each timer event is minimized.

A “time-of-delay” approach is used where all time functions are related to one of two 16-bit free-running TCRs. Time functions are synthesized by combining the two time primitives, match and capture events. By performing these time primitives in hardware, the TPU can precisely determine the time when a match event is to occur and then specify the state of the output pin accordingly. The TPU can also accurately record the time at which an input transition occurs and can perform calculations based on the time of the occurrence. An event register for each channel provides for simultaneity of match/capture-event occurrences on all channels.

When a match or input capture event requiring service occurs on a channel, the channel generates a service request to the scheduler. The scheduler prioritizes the request with other pending service requests. When the microengine is idle, the scheduler causes the microengine to execute a microcode sequence. When the microengine is busy, the new sequence begins when the code being executed ends. The microengine performs the function, which is defined by the content of the control store, using parameters from the parameter RAM and from the event registers, etc., as needed. The following is an example.


Channel X is generating a periodic waveform and presently the output is high. When the value of the TCR used by that channel increments to match the value of the event register of channel X, a match event occurs. The event switches the output to low and generates a new service request to the scheduler. The scheduler then schedules and initiates service of channel X by the microengine.

When execution of the sequence begins, the microengine uses the execution unit:

- To obtain (from the parameter RAM) the value representing the duration of counts for which channel X should remain low, and
- To add to this value the value from the content of the event register of channel X. The content of the event register is then replaced by this sum; the channel control is set for a match event on the same TCR; and the pin control is set to cause the output pin for channel X to switch high when the event occurs.

A channel interrupt, which signals the end of service to the CPU, may be asserted (if the time function provides for it and the interrupt is enabled). The microengine is then free to service the next event determined by the scheduler.

Figure 7-10. TPU Simplified Block Diagram



7.7.4 Flexibility

The TPU has the flexibility to be configured to directly solve the user's timer requirements. This flexibility is attained through five capabilities:

- channel orthogonality
- inter-channel communication
- programmable channel service priority
- selection of timing functions
- emulation capability

7.7.4.1 Channel Orthogonality

Traditionally, timer systems have been limited by the specific functions of channel pins dedicated to perform time functions such as input capture, output compare, or pulse accumulation. All channels of the TPU contain identical hardware and are functionally equivalent in operation, such that any channel can be configured to perform any time function. The user controls the combination of time functions; the only constraint is the number of pins available for timing functions.

7.7.4.2 Inter-channel Communication

The TPU's ability to service itself requires a continuous flow of direct and indirect communication. Direct communication is accomplished through a "change channel" feature in which any channel of the TPU can operate another channel to affect its state. Indirect communication is provided by a link feature in which any channel can link to one more channels, including itself, to signal a need for future service. As a result, the user can reference the operation of one channel to the occurrence of a specific action on another channel.

7.7.4.3 Programmable Channel Service Priority

Applications may require different priorities of event service. The channel service priority may be programmed to one of three levels: high, middle, and low.

The scheduler allows calculation of worst-case latency for event servicing and ensures servicing of all channels by preventing permanent blockage.

7.7.4.4 *Selection of Timing Functions*

The available timing functions can be programmed to operate on any channel. Parameter registers associated with each channel are used as general-purpose time operands.

7.7.4.5 *Emulation Capability*

The TPU cannot resolve all timer problems using predefined time functions alone; therefore, development of user-defined time functions is allowed in emulation mode. Using the RAM module of the MCU as a “writable control store” provides TPU emulation. In TPU emulation mode, an auxiliary bus connection is made between the RAM module and the TPU module, and access to the RAM module via the inter-module bus is disabled. A 9-bit address bus, a 32-bit data bus, and control lines transfer information between the modules. To ensure exact emulation, the access timing of the RAM module remains consistent with the TPU ROM control store.

7.7.5 **Applications**

The TPU’s high speed, versatile architecture, and time functions facilitate its use in many control applications, such as stepper motors and angle-based engine control. Control of a stepper motor or an angle-based automotive engine usually requires high CPU overhead. These applications show how the SM, PMA/PPM, and time functions minimize the overhead associated with these applications, and provide sophistication and flexibility for a wide variety of applications.

Further detailed information on the TPU is found in the TPU reference manual.

8. Preparation For Delivery

8.1 Packaging

Microcircuit are prepared for delivery in accordance with MIL-M-38510.

8.2 Certificate of Compliance

e2v-Grenoble offers a certificate of compliance with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 or e2v-Grenoble standard and guaranteeing the parameters are tested at extreme temperatures for the entire temperature range.



9. Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator.
- c) Do not handle devices by the leads.
- d) Store in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50%, if practical.

10. Packaging Information

Figure 10-1. 132-ball-Ceramic Pin-Grid Array (PGA)



11. Ordering Information

11.1 MIL-STD-883 C and Internal Standard

TS	68332	x	xx	y		x	nnn	A
Product Code ⁽¹⁾	Part Identifier	Temperature Range	Package ⁽¹⁾	Standard Lead finish	Lead finish	Screening Level	Speed	Revision Level ⁽¹⁾
TS(X) ⁽²⁾	68332	M : -55, +125°C V : -40, +85°C C : 0, +70°C	R: Pin grid Array 132 A: CERQUAD 132 (Gullwing leads)	1: Hot solder dip ⁽¹⁾ Blank: Gold	1 : Tinned for PGA _ : Gold for PGA or Tinned for CERQUAD	_ : Standard B/C : MIL-STD-883, class B DSCC : DESCOx Mxx *	16 : 16 MHz 20 : 20 MHz	A

- Notes:
1. For availability of the different versions, contact your local e2v sales office.
 2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a TSX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

Table 11-1. Standard Microcircuit Drawing (SMD) Cross-Reference

e2v Orderable Part-Number	Standard Microcircuit Drawing (SMD) Number	Standard	Package	Lead-Finish	Temperature	Frequency (MHz)
TS68332MRB/C16A	5962-9150101MZC	MIL-PRF-38535	PGA 132	Gold	-55°C / +125°C	16.78
TS68332MR1B/C16A	5962-9150101MZA	MIL-PRF-38535	PGA 132	Tinned	-55°C / +125°C	16.78
TS68332MRB/C20A	5962-9150102MZC	MIL-PRF-38535	PGA 132	Gold	-55°C / +125°C	20,97
TS68332MR1B/C20A	5962-9150102MZA	MIL-PRF-38535	PGA 132	Tinned	-55°C / +125°C	20,97
TS68332MAB/C16A	5962-9150101MXA	MIL-PRF-38535	CERQUAD 132	Tinned	-55°C / +125°C	16.78
TS68332MAB/C20A	5962-9150102MXA	MIL-PRF-38535	CERQUAD 132	Tinned	-55°C / +125°C	16.78

12. Document Revision History

Table 12-1 provides a revision history for this hardware specification.

Table 12-1. Document Revision History

Revision Number	Date	Substantive Change(s)
B	04/2008	Name change from Atmel to e2v Ordering information update
A	03/2002	Initial revision

Table of Contents

	Features	1
	Description	1
	Screening/Quality	2
1	Introduction	2
	1.1 Signal Description	6
2	Scope	8
3	Applicable Documents	8
	3.1 MIL-STD-883	8
4	Requirements	8
	4.1 General	8
	4.2 Design And Construction	8
	4.3 Electrical Characteristics	8
	4.4 Mechanical and Environment	10
	4.5 Marking	10
5	Quality Conformance Inspection	10
	5.1 DESC/MIL-STD-883	10
6	Electrical Characteristics	10
	6.1 General Requirements	10
	6.2 Static Characteristics	11
	6.3 Dynamic (Switching) Characteristics	13
	6.4 Test Conditions Specific to the Device	17
7	Functional Description	25
	7.1 Module Memory Map	25
	7.2 CPU32 Overview	25
	7.3 Bus Operation	35
	7.4 System Integration Module	39
	7.5 QSM Queued Serial Module	43
	7.6 Standby RAM (with TPU emulation)	47
	7.7 TPU Overview	48
8	Preparation For Delivery	52
	8.1 Packaging	52

8.2 Certificate of Compliance52

9 Handling 52

10 Packaging Information 53

11 Ordering Information 55

 11.1 MIL-STD-883 C and Internal Standard55

12 Document Revision History 55

Table of Contents i



How to reach us

Home page: www.e2v.com

Sales Office:

Northern Europe

e2v ltd

106 Waterhouse Lane
Chelmsford
Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
E-Mail: enquiries@e2v.com

Southern Europe

e2v sas

16 Burospace
F-91572 Bièvres
Cedex
France
Tel: +33 (0) 1 60 19 55 00
Fax: +33 (0) 1 60 19 55 29
E-Mail: enquiries-fr@e2v.com

Germany and Austria

e2v gmbh

Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 842 410 570
Fax: +49 (0) 842 284 547
E-Mail: enquiries-de@e2v.com

Americas

e2v inc.

4 Westchester Plaza
Elmsford
NY 10523-1482
USA
Tel: +1 (914) 592 6050
Fax: +1 (914) 592-5148
E-Mail: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F,
Onfem Tower,
29 Wyndham Street, Central,
Hong Kong
Tel: +852 3679 364 8/9
Fax: +852 3583 1084
E-Mail: enquiries-ap@e2v.com

Product Contact:

e2v

Avenue de Rochepleine
BP 123 - 38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76 58 30 00
Hotline:
std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.